Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc/integration/soc_core: Fix with_uartbone changes.

Browse source
This commit is contained in:
Florent Kermarrec 2024-11-18 11:07:51 +01:00
parent 8041969e00
commit 52148c7aad
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/integration/soc_core.py
View file

@ -256,7 +256,7 @@ class SoCCore(LiteXSoC):
# Add UARTBone.
if with_uartbone:
self.add_uartbone(baudrate=uart_baudrate, fifo_depth=uart_fifo_depth, with_dynamic_baudrate=with_dynamic_baudrate)
self.add_uartbone(baudrate=uart_baudrate, with_dynamic_baudrate=uart_with_dynamic_baudrate)
# Add UART.
if with_uart: