Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

platform/rhino: rename ismm data out signal to locked

This commit is contained in:
Sebastien Bourdeauducq 2013-05-30 11:06:02 +02:00
parent 759858f739
commit 548f2685bb
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
mibuild/platforms/rhino.py
View File

@ -104,7 +104,7 @@ _io = [
Subsignal("enx", Pins("E5")), Subsignal("enx", Pins("E5")),
Subsignal("sclk", Pins("G6")), Subsignal("sclk", Pins("G6")),
Subsignal("sdata", Pins("F5")), Subsignal("sdata", Pins("F5")),
Subsignal("sdatao", Pins("E6")), Subsignal("locked", Pins("E6")),
IOStandard("LVCMOS33") IOStandard("LVCMOS33")
), ),
# RX path # RX path
@ -126,7 +126,7 @@ _io = [
Subsignal("enx", Pins("A2")), Subsignal("enx", Pins("A2")),
Subsignal("sclk", Pins("G9")), Subsignal("sclk", Pins("G9")),
Subsignal("sdata", Pins("H9")), Subsignal("sdata", Pins("H9")),
Subsignal("sdatao", Pins("A3")), Subsignal("locked", Pins("A3")),
IOStandard("LVCMOS33") IOStandard("LVCMOS33")
) )
] ]