Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Lattice: Fix port names in SDR{in/out} Impl

Browse source 
Signed-off-by: Karol Gugala <kgugala@antmicro.com>
This commit is contained in:
Karol Gugala 2021-04-25 19:47:30 +02:00
parent 22d763ee11
commit 54f729fbc1
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litex/build/lattice/common.py
View file

@ -196,7 +196,7 @@ class LatticeNXAsyncResetSynchronizer:
class LatticeNXSDRInputImpl(Module): class LatticeNXSDRInputImpl(Module):
def __init__(self, i, o, clk): def __init__(self, i, o, clk):
self.specials += Instance("IFD1P3BX", self.specials += Instance("IFD1P3BX",
i_SCLK = clk, i_CK = clk,
i_PD = 0, i_PD = 0,
i_SP = 1, i_SP = 1,
i_D = i, i_D = i,
@ -213,7 +213,7 @@ class LatticeNXSDRInput:
class LatticeNXSDROutputImpl(Module): class LatticeNXSDROutputImpl(Module):
def __init__(self, i, o, clk): def __init__(self, i, o, clk):
self.specials += Instance("OFD1P3BX", self.specials += Instance("OFD1P3BX",
i_SCLK = clk, i_CK = clk,
i_PD = 0, i_PD = 0,
i_SP = 1, i_SP = 1,
i_D = i, i_D = i,