Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

build/xilinx: Update Yosys write_edif parameters

This commit is contained in:
David Shah 2019-03-22 16:06:52 +00:00
parent 317dba8314
commit 57e1ccd5f8
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/build/xilinx/common.py
View File

@ -265,7 +265,7 @@ setattr -set keep 1 a:async_reg=true
synth_xilinx -top top synth_xilinx -top top
write_edif -attrprop {build_name}.edif write_edif -pvector bra -attrprop {build_name}.edif
""".format(build_name=build_name) """.format(build_name=build_name)
ys_name = build_name + ".ys" ys_name = build_name + ".ys"