Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

lasmi: simplify usage for the user (it's the job of the controller to manage write/read latencies on acks)

This commit is contained in:
Florent Kermarrec 2015-03-01 22:02:11 +01:00
parent 382ca374c3
commit 58290f3c43
1 changed files with 2 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
migen/actorlib/dma_lasmi.py
View File

@ -42,20 +42,13 @@ class Reader(Module):
request_enable.eq(rsv_level != fifo_depth) request_enable.eq(rsv_level != fifo_depth)
] ]
# data available
data_available = lasmim.dat_ack
for i in range(lasmim.read_latency):
new_data_available = Signal()
self.sync += new_data_available.eq(data_available)
data_available = new_data_available
# FIFO # FIFO
fifo = SyncFIFO(lasmim.dw, fifo_depth) fifo = SyncFIFO(lasmim.dw, fifo_depth)
self.submodules += fifo self.submodules += fifo
self.comb += [ self.comb += [
fifo.din.eq(lasmim.dat_r), fifo.din.eq(lasmim.dat_r),
fifo.we.eq(data_available), fifo.we.eq(lasmim.dat_r_ack),
self.data.stb.eq(fifo.readable), self.data.stb.eq(fifo.readable),
fifo.re.eq(self.data.ack), fifo.re.eq(self.data.ack),
@ -86,14 +79,8 @@ class Writer(Module):
fifo.din.eq(self.address_data.d) fifo.din.eq(self.address_data.d)
] ]
data_valid = lasmim.dat_ack
for i in range(lasmim.write_latency):
new_data_valid = Signal()
self.sync += new_data_valid.eq(data_valid),
data_valid = new_data_valid
self.comb += [ self.comb += [
fifo.re.eq(data_valid), fifo.re.eq(lasmim.dat_w_ack),
If(data_valid, If(data_valid,
lasmim.dat_we.eq(2**(lasmim.dw//8)-1), lasmim.dat_we.eq(2**(lasmim.dw//8)-1),
lasmim.dat_w.eq(fifo.dout) lasmim.dat_w.eq(fifo.dout)