Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #71 from DeanoC/master 

Fix for missing connectors for arty boards
This commit is contained in:
enjoy-digital 2018-05-29 00:13:59 +02:00 committed by GitHub
parent e7d1683e34 34a9303448
commit 5ab4282e57
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
litex/boards/platforms/arty.py
View File

@ -109,10 +109,10 @@ _io = [
] ]
_connectors = [ _connectors = [
("pmoda", 0, Pins("G13 B11 A11 D12 D13 B18 A18 K16"), IOStandard("LVCMOS33")), ("pmoda", "G13 B11 A11 D12 D13 B18 A18 K16"),
("pmodb", 0, Pins("E15 E16 D15 C15 J17 J18 K15 J15"), IOStandard("LVCMOS33")), ("pmodb", "E15 E16 D15 C15 J17 J18 K15 J15"),
("pmodc", 0, Pins("U12 V12 V10 V11 U14 V14 T13 U13"), IOStandard("LVCMOS33")), ("pmodc", "U12 V12 V10 V11 U14 V14 T13 U13"),
("pmodd", 0, Pins("D4 D3 F4 F3 E2 D2 H2 G2"), IOStandard("LVCMOS33")), ("pmodd", "D4 D3 F4 F3 E2 D2 H2 G2"),
] ]
class Platform(XilinxPlatform): class Platform(XilinxPlatform):
@ -120,7 +120,7 @@ class Platform(XilinxPlatform):
default_clk_period = 10.0 default_clk_period = 10.0
def __init__(self, toolchain="vivado", programmer="vivado"): def __init__(self, toolchain="vivado", programmer="vivado"):
XilinxPlatform.__init__(self, "xc7a35ticsg324-1L", _io, XilinxPlatform.__init__(self, "xc7a35ticsg324-1L", _io, _connectors,
toolchain=toolchain) toolchain=toolchain)
self.toolchain.bitstream_commands = \ self.toolchain.bitstream_commands = \
["set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]"] ["set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]"]