README.md: IRC channel moved to moved to irc.libera.chat (https://libera.chat) #litex due to staff issues.
This commit is contained in:
parent
55344b4c14
commit
5e40709cbc
|
@ -16,7 +16,7 @@ SoC builder to create/develop/debug FPGA SoCs in Python.
|
|||
|
||||
**Want to get started and/or looking for documentation? Make sure to visit the [Wiki](https://github.com/enjoy-digital/litex/wiki)!**
|
||||
|
||||
**A question or want to get in touch? Our IRC channel is [#litex at freenode.net](https://webchat.freenode.net/?channels=litex)**
|
||||
**A question or want to get in touch? Our IRC channel is [#litex at irc.libera.chat]**
|
||||
|
||||
# Typical LiteX design flow:
|
||||
```
|
||||
|
|
Loading…
Reference in New Issue