Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #1650 from trabucayre/update_gowin_pll 

soc/cores/clock/gowin_gw1n: improve VCO configuration
This commit is contained in:
enjoy-digital 2023-03-17 18:25:49 +01:00 committed by GitHub
parent cbf4db076e 94dfa81d65
commit 5f58753afe
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 21 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
litex/soc/cores/clock/gowin_gw1n.py
View File

@ -120,9 +120,9 @@ class GW1NPLL(Module):
self.nclkouts += 1 self.nclkouts += 1
def compute_config(self): def compute_config(self):
config = {} configs = [] # corresponding VCO/FBDIV/IDIV/ODIV params + diff
for idiv in range(1, 64): for idiv in range(1, 64):
config["idiv"] = idiv
pfd_freq = self.clkin_freq/idiv pfd_freq = self.clkin_freq/idiv
pfd_freq_min, pfd_freq_max = self.pfd_freq_range pfd_freq_min, pfd_freq_max = self.pfd_freq_range
if (pfd_freq < pfd_freq_min) or (pfd_freq > pfd_freq_max): if (pfd_freq < pfd_freq_min) or (pfd_freq > pfd_freq_max):
@ -130,19 +130,23 @@ class GW1NPLL(Module):
for fdiv in range(1, 64): for fdiv in range(1, 64):
out_freq = self.clkin_freq*fdiv/idiv out_freq = self.clkin_freq*fdiv/idiv
for odiv in [2, 4, 8, 16, 32, 48, 64, 80, 96, 112, 128]: for odiv in [2, 4, 8, 16, 32, 48, 64, 80, 96, 112, 128]:
config["odiv"] = odiv
vco_freq = out_freq*odiv vco_freq = out_freq*odiv
(vco_freq_min, vco_freq_max) = self.vco_freq_range (vco_freq_min, vco_freq_max) = self.vco_freq_range
if (vco_freq >= vco_freq_min*(1 + self.vco_margin) and if (vco_freq >= vco_freq_min*(1 + self.vco_margin) and
vco_freq <= vco_freq_max*(1 - self.vco_margin)): vco_freq <= vco_freq_max*(1 - self.vco_margin)):
for _n, (clk, f, p, _m) in sorted(self.clkouts.items()): for _n, (clk, f, p, _m) in sorted(self.clkouts.items()):
if abs(out_freq - f) <= f*_m: diff = abs(out_freq - f)
config["clk{}_freq".format(_n)] = out_freq if diff <= f*_m:
config["vco"] = vco_freq configs.append({
config["fdiv"] = fdiv "diff" : diff,
compute_config_log(self.logger, config) "idiv" : idiv,
return config "odiv" : odiv,
raise ValueError("No PLL config found") "vco" : vco_freq,
"fdiv" : fdiv
})
if len(configs) == 0:
raise ValueError("No PLL config found")
return configs[min([(i, v["diff"]) for i, v in enumerate(configs)], key=lambda p: p[1])[0]]
def do_finalize(self): def do_finalize(self):
assert hasattr(self, "clkin") assert hasattr(self, "clkin")
@ -184,8 +188,14 @@ class GW1NPLL(Module):
i_IDSEL = Constant(0, 6), # Dynamic FDIV control. i_IDSEL = Constant(0, 6), # Dynamic FDIV control.
i_PSDA = Constant(0, 4), # Dynamic phase control. i_PSDA = Constant(0, 4), # Dynamic phase control.
i_DUTYDA = Constant(0, 4), # Dynamic duty cycle control. i_DUTYDA = Constant(0, 4), # Dynamic duty cycle control.
i_FDLY = Constant(0, 4), # Dynamic CLKOUTP delay control.
) )
# Dynamic CLKOUTP delay control. UG286 table 5-9
if self.device.startswith("GW1N-1"):
self.params.update(i_FDLY=Constant(0, 4))
else:
self.params.update(i_FDLY=Constant(0xf, 4))
if self.device.startswith('GW1NS'): if self.device.startswith('GW1NS'):
instance_name = 'PLLVR' instance_name = 'PLLVR'
self.params.update(i_VREN=1) self.params.update(i_VREN=1)