Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc/cores/gpio: remove intermediate _pads signal.

Browse source
This commit is contained in:
Florent Kermarrec 2021-01-06 21:39:02 +01:00
parent 0984308318
commit 5f9c4a4ab4
1 changed files with 1 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
litex/soc/cores/gpio.py
View file

@ -53,12 +53,9 @@ class GPIOTristate(Module, AutoCSR):
# # # # # #
_pads = Signal(nbits)
self.comb += _pads.eq(pads)
for i in range(nbits): for i in range(nbits):
t = TSTriple() t = TSTriple()
self.specials += t.get_tristate(_pads[i]) self.specials += t.get_tristate(pads[i])
self.comb += t.oe.eq(self._oe.storage[i]) self.comb += t.oe.eq(self._oe.storage[i])
self.comb += t.o.eq(self._out.storage[i]) self.comb += t.o.eq(self._out.storage[i])
self.specials += MultiReg(t.i, self._in.status[i]) self.specials += MultiReg(t.i, self._in.status[i])