Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

README: update

This commit is contained in:
Sebastien Bourdeauducq 2014-08-03 15:48:55 +08:00
parent f7a7137127
commit 61eae462f3
1 changed files with 8 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
README
View File

@ -9,6 +9,7 @@ a high performance and small footprint SoC based on Migen
[> Features [> Features
----------- -----------
* LatticeMico32 CPU, modified to include an optional MMU (experimental). * LatticeMico32 CPU, modified to include an optional MMU (experimental).
* mor1kx (a better OpenRISC implementation) as alternative CPU option.
* High performance memory controller capable of issuing several SDRAM commands * High performance memory controller capable of issuing several SDRAM commands
per FPGA cycle. per FPGA cycle.
* Supports SDR, DDR, LPDDR and DDR2. * Supports SDR, DDR, LPDDR and DDR2.
@ -27,6 +28,7 @@ MiSoC comes with built-in support for the following boards:
* Mixxeo, the digital video mixer from M-Labs [XC6SLX45] * Mixxeo, the digital video mixer from M-Labs [XC6SLX45]
* Milkymist One, the original M-Labs video synthesizer [XC6SLX45] * Milkymist One, the original M-Labs video synthesizer [XC6SLX45]
* Papilio Pro, a simple and low-cost development board [XC6SLX9] * Papilio Pro, a simple and low-cost development board [XC6SLX9]
* KC705, a Kintex-7 devboard from Xilinx [XC7K325T]
MiSoC is portable and support for other boards can easily be added as external MiSoC is portable and support for other boards can easily be added as external
modules. modules.
@ -37,7 +39,7 @@ modules.
2. Install JTAG tools. 2. Install JTAG tools.
For Mixxeo and M1: http://urjtag.org For Mixxeo and M1: http://urjtag.org
For Papilio Pro: http://xc3sprog.sourceforge.net For Papilio Pro and KC705: http://xc3sprog.sourceforge.net
3. Obtain and build any required flash proxy bitstreams. Flash proxy bitstreams 3. Obtain and build any required flash proxy bitstreams. Flash proxy bitstreams
give JTAG access to a flash chip through the FPGA. give JTAG access to a flash chip through the FPGA.
@ -51,7 +53,7 @@ modules.
make make
make install make install
5. Compile and install GCC 4.5. Take gcc-core and gcc-g++ from GNU. 5. Compile and install GCC. Take gcc-core and gcc-g++ from GNU (version 4.5 or >=4.9).
rm -rf libstdc++-v3 rm -rf libstdc++-v3
mkdir build && cd build mkdir build && cd build
../configure --target=lm32-elf --enable-languages="c,c++" --disable-libgcc --disable-libssp ../configure --target=lm32-elf --enable-languages="c,c++" --disable-libgcc --disable-libssp
@ -65,8 +67,9 @@ modules.
7. Build and flash the BIOS and bitstream. Run from MiSoC: 7. Build and flash the BIOS and bitstream. Run from MiSoC:
For Mixxeo: ./make.py all For Mixxeo: ./make.py all
For M1: ./make.py -p m1 -s FramebufferSoC all For M1: ./make.py -p m1 all
For Papilio Pro: ./make.py -t simple all For Papilio Pro: ./make.py -t ppro all
For KC705: ./make.py -t kc705 all
8. Run a terminal program on the board's serial port at 115200 8-N-1. 8. Run a terminal program on the board's serial port at 115200 8-N-1.
You should get the BIOS prompt. You should get the BIOS prompt.