soc_core: fix cpu_type=None case and add test for it
This commit is contained in:
parent
3d257d7266
commit
63a813af9c
|
@ -18,6 +18,10 @@ class CPU(Module):
|
|||
interrupts = {}
|
||||
mem_map = {}
|
||||
|
||||
class CPUNone(CPU):
|
||||
data_width = 32
|
||||
reset_address = 0x00000000
|
||||
|
||||
# CPUS ---------------------------------------------------------------------------------------------
|
||||
|
||||
from litex.soc.cores.cpu.lm32 import LM32
|
||||
|
|
|
@ -193,6 +193,8 @@ class SoCCore(Module):
|
|||
# Allow SoCController to reset the CPU
|
||||
if with_ctrl:
|
||||
self.comb += self.cpu.reset.eq(self.ctrl.reset)
|
||||
else:
|
||||
self.add_cpu(cpu.CPUNone())
|
||||
|
||||
# Add user's interrupts (needs to be done after CPU interrupts are allocated)
|
||||
for _name, _id in self.interrupt_map.items():
|
||||
|
|
|
@ -121,6 +121,11 @@ litex/boards/targets/simple.py litex.boards.platforms.{p} \
|
|||
""".format(p=p)
|
||||
subprocess.check_call(cmd, shell=True)
|
||||
|
||||
def test_cpu_none(self):
|
||||
from litex.boards.targets.arty import BaseSoC
|
||||
errors = build_test([BaseSoC(cpu_type=None)])
|
||||
self.assertEqual(errors, 0)
|
||||
|
||||
def run_variants(self, cpu, variants):
|
||||
for v in variants:
|
||||
with self.subTest(cpu=cpu, variant=v):
|
||||
|
|
Loading…
Reference in New Issue