Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

boards/platform/arty: add spiflash_4x/spiflash_1x to test SpiFlashDualQuad and SpiFlashSingle

This commit is contained in:
Florent Kermarrec 2017-01-26 13:27:15 +01:00
parent 4b77b850ce
commit 67645ce7dd
1 changed files with 9 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
litex/boards/platforms/arty.py
View File

@ -37,11 +37,19 @@ _io = [
Subsignal("rx", Pins("A9")), Subsignal("rx", Pins("A9")),
IOStandard("LVCMOS33")), IOStandard("LVCMOS33")),
("spiflash", 0, # clock needs to be accessed through STARTUPE2 ("spiflash_4x", 0, # clock needs to be accessed through STARTUPE2
Subsignal("cs_n", Pins("L13")), Subsignal("cs_n", Pins("L13")),
Subsignal("dq", Pins("K17", "K18", "L14", "M14")), Subsignal("dq", Pins("K17", "K18", "L14", "M14")),
IOStandard("LVCMOS33") IOStandard("LVCMOS33")
), ),
("spiflash_1x", 0, # clock needs to be accessed through STARTUPE2
Subsignal("cs_n", Pins("L13")),
Subsignal("mosi", Pins("K17")),
Subsignal("miso", Pins("K18")),
Subsignal("wp", Pins("L14")),
Subsignal("hold", Pins("M14")),
IOStandard("LVCMOS33")
),
("eth_ref_clk", 0, Pins("G18"), IOStandard("LVCMOS33")), ("eth_ref_clk", 0, Pins("G18"), IOStandard("LVCMOS33")),