Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

migen/fhdl/verilog: _printheader/_printcomb, remove default value of arguments which are not used in internal functions. (thanks sb)

Browse source
This commit is contained in:
Florent Kermarrec 2015-04-24 12:54:08 +02:00
parent bc30fc57e7
commit 67702f25ab
1 changed files with 4 additions and 4 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

8
migen/fhdl/verilog.py
View file

@ -152,7 +152,7 @@ def _list_comb_wires(f):
def _printheader(f, ios, name, ns, def _printheader(f, ios, name, ns,
reg_initialization=True): reg_initialization):
sigs = list_signals(f) | list_special_ios(f, True, True, True) sigs = list_signals(f) | list_special_ios(f, True, True, True)
special_outs = list_special_ios(f, False, True, True) special_outs = list_special_ios(f, False, True, True)
inouts = list_special_ios(f, False, False, True) inouts = list_special_ios(f, False, False, True)
@ -187,9 +187,9 @@ def _printheader(f, ios, name, ns,
def _printcomb(f, ns, def _printcomb(f, ns,
display_run=False, display_run,
dummy_signal=True, dummy_signal,
blocking_assign=False): blocking_assign):
r = "" r = ""
if f.comb: if f.comb:
if dummy_signal: if dummy_signal: