Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix classifiers to satisfy format checks

This commit is contained in:
Tim Paine 2023-12-28 15:49:31 -05:00
parent 67cfcadf79
commit 68cfb6eea0
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
setup.py
View File

@ -43,12 +43,12 @@ setup(
platforms = ["Any"], platforms = ["Any"],
keywords = "HDL ASIC FPGA hardware design", keywords = "HDL ASIC FPGA hardware design",
classifiers = [ classifiers = [
"Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)",
"Environment :: Console", "Environment :: Console",
"Development Status :: 3 - Alpha", "Development Status :: 3 - Alpha",
"Intended Audience :: Developers", "Intended Audience :: Developers",
"License :: OSI Approved :: BSD License", "License :: OSI Approved :: BSD License",
"Operating System :: OS Independent", "Operating System :: OS Independent",
"Programming Language :: Python", "Programming Language :: Python",
], ],
entry_points = { entry_points = {