Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

integration/builder: generate csr maps before compiling software.

This commit is contained in:
Florent Kermarrec 2020-03-06 14:20:32 +01:00
parent e2dab06386
commit 69ffafd81d
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
litex/soc/integration/builder.py
View File

@ -180,6 +180,7 @@ class Builder:
self.soc.finalize() self.soc.finalize()
self._generate_includes() self._generate_includes()
self._generate_csr_map()
if self.soc.cpu_type is not None: if self.soc.cpu_type is not None:
self._prepare_software() self._prepare_software()
self._generate_software(not self.soc.integrated_rom_initialized) self._generate_software(not self.soc.integrated_rom_initialized)
@ -187,8 +188,6 @@ class Builder:
if not self.soc.integrated_rom_initialized: if not self.soc.integrated_rom_initialized:
self._initialize_rom() self._initialize_rom()
self._generate_csr_map()
if "run" not in kwargs: if "run" not in kwargs:
kwargs["run"] = self.compile_gateware kwargs["run"] = self.compile_gateware
vns = self.soc.build(build_dir=self.gateware_dir, **kwargs) vns = self.soc.build(build_dir=self.gateware_dir, **kwargs)