Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

actorlib/spi/DMAWriteController: len -> flen

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2013-07-11 19:22:56 +02:00
parent f5ddd33e7e
commit 6aa1e0c199
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
migen/actorlib/spi.py
View file

@ -149,8 +149,8 @@ class DMAReadController(_DMAController):
class DMAWriteController(_DMAController):
def __init__(self, bus_accessor, *args, **kwargs):
bus_aw = len(bus_accessor.address_data.payload.a)
bus_dw = len(bus_accessor.address_data.payload.d)
bus_aw = flen(bus_accessor.address_data.payload.a)
bus_dw = flen(bus_accessor.address_data.payload.d)
_DMAController.__init__(self, bus_accessor, bus_aw, bus_dw, *args, **kwargs)
g = DataFlowGraph()