Merge pull request #1179 from Technosystem-Labs/vexriscv_hw_breakpoints
Added Vexriscv hardware breakpoint variants for Mini and Lite.
This commit is contained in:
commit
6b3eda16f2
|
@ -22,23 +22,25 @@ from litex.soc.cores.cpu import CPU, CPU_GCC_TRIPLE_RISCV32
|
|||
# Variants -----------------------------------------------------------------------------------------
|
||||
|
||||
CPU_VARIANTS = {
|
||||
"minimal": "VexRiscv_Min",
|
||||
"minimal+debug": "VexRiscv_MinDebug",
|
||||
"lite": "VexRiscv_Lite",
|
||||
"lite+debug": "VexRiscv_LiteDebug",
|
||||
"standard": "VexRiscv",
|
||||
"standard+debug": "VexRiscv_Debug",
|
||||
"imac": "VexRiscv_IMAC",
|
||||
"imac+debug": "VexRiscv_IMACDebug",
|
||||
"full": "VexRiscv_Full",
|
||||
"full+cfu": "VexRiscv_FullCfu",
|
||||
"full+debug": "VexRiscv_FullDebug",
|
||||
"full+cfu+debug": "VexRiscv_FullCfuDebug",
|
||||
"linux": "VexRiscv_Linux",
|
||||
"linux+debug": "VexRiscv_LinuxDebug",
|
||||
"linux+no-dsp": "VexRiscv_LinuxNoDspFmax",
|
||||
"secure": "VexRiscv_Secure",
|
||||
"secure+debug": "VexRiscv_SecureDebug",
|
||||
"minimal": "VexRiscv_Min",
|
||||
"minimal+debug": "VexRiscv_MinDebug",
|
||||
"minimal+debug+hwbp": "VexRiscv_MinDebugHwBP",
|
||||
"lite": "VexRiscv_Lite",
|
||||
"lite+debug": "VexRiscv_LiteDebug",
|
||||
"lite+debug+hwbp": "VexRiscv_LiteDebugHwBP",
|
||||
"standard": "VexRiscv",
|
||||
"standard+debug": "VexRiscv_Debug",
|
||||
"imac": "VexRiscv_IMAC",
|
||||
"imac+debug": "VexRiscv_IMACDebug",
|
||||
"full": "VexRiscv_Full",
|
||||
"full+cfu": "VexRiscv_FullCfu",
|
||||
"full+debug": "VexRiscv_FullDebug",
|
||||
"full+cfu+debug": "VexRiscv_FullCfuDebug",
|
||||
"linux": "VexRiscv_Linux",
|
||||
"linux+debug": "VexRiscv_LinuxDebug",
|
||||
"linux+no-dsp": "VexRiscv_LinuxNoDspFmax",
|
||||
"secure": "VexRiscv_Secure",
|
||||
"secure+debug": "VexRiscv_SecureDebug",
|
||||
}
|
||||
|
||||
# GCC Flags ----------------------------------------------------------------------------------------
|
||||
|
|
Loading…
Reference in New Issue