Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

bus/dfi: reset active low signals to 1

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-04-01 17:43:24 +02:00
parent d3c6b8d16f
commit 6e3b25ebb6
1 changed files with 5 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

5
migen/bus/dfi.py
View file

@ -24,6 +24,11 @@ class Interface:
def __init__(self, a, ba, d, nphases=1):
self.pdesc = phase_description(a, ba, d)
self.phases = [SimpleInterface(self.pdesc) for i in range(nphases)]
for p in self.phases:
p.cas_n.reset = Constant(1)
p.cs_n.reset = Constant(1)
p.ras_n.reset = Constant(1)
p.we_n.reset = Constant(1)
# Returns pairs (DFI-mandated signal name, Migen signal object)
def get_standard_names(self, m2s=True, s2m=True):