Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

pipistrello: fix FPGA speed grade

This commit is contained in:
Yann Sionneau 2015-06-14 23:19:27 +02:00
parent 33b536e505
commit 6e876c63ad
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
mibuild/platforms/pipistrello.py
View File

@ -130,7 +130,7 @@ class Platform(XilinxPlatform):
default_clk_period = 20 default_clk_period = 20
def __init__(self): def __init__(self):
XilinxPlatform.__init__(self, "xc6slx45-csg324-2", _io, _connectors) XilinxPlatform.__init__(self, "xc6slx45-csg324-3", _io, _connectors)
self.toolchain.bitgen_opt += " -g Compress -g ConfigRate:6" self.toolchain.bitgen_opt += " -g Compress -g ConfigRate:6"
def create_programmer(self): def create_programmer(self):