Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

soc: increase supporteds address_width/paging

Browse source
This commit is contained in:
Florent Kermarrec 2020-02-17 08:36:36 +01:00
parent 5b3808cb81
commit 6ed0f445b6
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litex/soc/integration/soc.py
View file

@ -426,9 +426,9 @@ class SoCLocHandler(Module):
class SoCCSRHandler(SoCLocHandler):
supported_data_width = [8, 32]
supported_address_width = [14, 15]
supported_address_width = [14+i for i in range(4)]
supported_alignment = [32, 64]
supported_paging = [0x800*2**i for i in range(3)]
supported_paging = [0x800*2**i for i in range(4)]
# Creation -------------------------------------------------------------------------------------
def __init__(self, data_width=32, address_width=14, alignment=32, paging=0x800, reserved_csrs={}):