mirror of
https://github.com/enjoy-digital/litex.git
synced 2025-01-04 09:52:26 -05:00
CHANGES: Update.
This commit is contained in:
parent
d29d2c09bb
commit
70e52b76fa
1 changed files with 2 additions and 0 deletions
|
@ -15,6 +15,7 @@
|
||||||
- soc/add_uart : Fixed stub behavior (sink/source swap).
|
- soc/add_uart : Fixed stub behavior (sink/source swap).
|
||||||
- build/efinix : Fixed AsyncFIFO issues (Minimum of 2 buffer stages).
|
- build/efinix : Fixed AsyncFIFO issues (Minimum of 2 buffer stages).
|
||||||
- software/gcc : Fixed Ubuntu 22.04 GCC compilation issues.
|
- software/gcc : Fixed Ubuntu 22.04 GCC compilation issues.
|
||||||
|
- build/efinix : Fixed hardcoded version.
|
||||||
|
|
||||||
[> Added
|
[> Added
|
||||||
--------
|
--------
|
||||||
|
@ -56,6 +57,7 @@
|
||||||
- liteth/arp : Added proper multi-entries ARP table.
|
- liteth/arp : Added proper multi-entries ARP table.
|
||||||
- liteiclink/serdes : Added tx/rx_clk sharing capabilities on Xilinx transceivers.
|
- liteiclink/serdes : Added tx/rx_clk sharing capabilities on Xilinx transceivers.
|
||||||
- soc/cores/spi : Added new SPIMMAP core allowing SPI accesses through MMAP.
|
- soc/cores/spi : Added new SPIMMAP core allowing SPI accesses through MMAP.
|
||||||
|
- soc/interconnect/stream : Added pipe_valid/pipe_ready parameters to BufferizeEndpoints.
|
||||||
|
|
||||||
[> Changed
|
[> Changed
|
||||||
----------
|
----------
|
||||||
|
|
Loading…
Reference in a new issue