Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

xilinx_ise/CRG_SE: reset inversion support

This commit is contained in:
Sebastien Bourdeauducq 2013-03-15 11:31:36 +01:00
parent 37d8029848
commit 71c8172836
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
mibuild/xilinx_ise.py
View File

@ -14,8 +14,8 @@ def _add_period_constraint(platform, clk, period):
TIMESPEC "TSclk" = PERIOD "GRPclk" """+str(period)+""" ns HIGH 50%;""", clk=clk) TIMESPEC "TSclk" = PERIOD "GRPclk" """+str(period)+""" ns HIGH 50%;""", clk=clk)
class CRG_SE(SimpleCRG): class CRG_SE(SimpleCRG):
def __init__(self, platform, clk_name, rst_name, period): def __init__(self, platform, clk_name, rst_name, period, rst_invert=False):
SimpleCRG.__init__(self, platform, clk_name, rst_name) SimpleCRG.__init__(self, platform, clk_name, rst_name, rst_invert)
_add_period_constraint(platform, self.cd.clk, period) _add_period_constraint(platform, self.cd.clk, period)
class CRG_DS(CRG): class CRG_DS(CRG):