Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

IntegratedBIOS: read only

This commit is contained in:
Sebastien Bourdeauducq 2013-11-25 10:25:05 +01:00
parent 78cd7a288e
commit 7459a849ee
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
misoclib/gensoc/__init__.py
View File

@ -116,7 +116,7 @@ class GenSoC(Module):
class IntegratedBIOS:
def __init__(self, bios_size=0x8000):
self.submodules.rom = wishbone.SRAM(bios_size)
self.submodules.rom = wishbone.SRAM(bios_size, read_only=True)
self.register_rom(self.rom.bus, bios_size)
def init_bios_memory(self, data):