Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cosmetic changes

This commit is contained in:
Sebastien Bourdeauducq 2013-11-10 16:12:24 +01:00
parent de87149c8c
commit 75d25af3aa
2 changed files with 8 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
misoclib/s6ddrphy/__init__.py
View File

@ -58,7 +58,7 @@ class S6DDRPHY(Module):
# sys_clk : system clk, used for dfi interface
# sdram_half_clk : half rate sdram clk
# sdram_full_wr_clk : full rate sdram write clk
# sdram_full_rd_clk : full rate sdram write clk
# sdram_full_rd_clk : full rate sdram read clk
sd_sys = getattr(self.sync, "sys")
sd_sdram_half = getattr(self.sync, "sdram_half")
@ -80,8 +80,11 @@ class S6DDRPHY(Module):
sys_clk_d = Signal()
sd_sdram_half += [
If(sys_clk & ~sys_clk_d, phase_sel.eq(0)
).Else(phase_sel.eq(phase_sel+1)),
If(sys_clk & ~sys_clk_d,
phase_sel.eq(0)
).Else(
phase_sel.eq(phase_sel+1)
),
sys_clk_d.eq(sys_clk)
]
@ -287,7 +290,6 @@ class S6DDRPHY(Module):
o_Q2=d_dfi[0*nphases+0].rddata[i],
o_Q3=d_dfi[0*nphases+1].rddata[i+d],
o_Q4=d_dfi[0*nphases+1].rddata[i],
)
# Data buffer

2
software/common.mak
View File

@ -18,7 +18,7 @@ LD_quiet = @echo " LD " $@ && $(TARGET_PREFIX)ld
OBJCOPY_quiet = @echo " OBJCOPY " $@ && $(TARGET_PREFIX)objcopy
RANLIB_quiet = @echo " RANLIB " $@ && $(TARGET_PREFIX)ranlib
GIT_ID:=$(shell python3 -c "from misoclib.identifier.git import get_id; print(hex(get_id()), end='')")
GIT_ID := $(shell python3 -c "from misoclib.identifier.git import get_id; print(hex(get_id()), end='')")
ifeq ($(V),1)
CC = $(CC_normal)