Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Merge pull request #1689 from hansfbaier/master

Browse source 
Avalon2Wishbone: Burst can only advance if write is high and waitrequest low
This commit is contained in:
enjoy-digital 2023-05-11 08:27:40 +02:00 committed by GitHub
commit 782f045b16
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/interconnect/avalon/avalon_mm_to_wishbone.py
View file

@ -100,7 +100,7 @@ class AvalonMM2Wishbone(Module):
If(burst_count == 1,
wb.cti.eq(wishbone.CTI_BURST_END)
),
If(~avl.waitrequest,
If(~avl.waitrequest & avl.write,
NextValue(burst_address, burst_address + burst_increment),
NextValue(burst_count, burst_count - 1),
),