Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

Workaround for zero-delay loop simulation problem with Icarus Verilog. TODO: clarify and revert this commit.

Browse source
This commit is contained in:
Sebastien Bourdeauducq 2012-11-28 22:49:22 +01:00
parent 0620e75cb8
commit 79e5f24a65
1 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
milkymist/asmicon/multiplexer.py
View file

@ -251,9 +251,10 @@ class Multiplexer:
)
fsm.act(fsm.REFRESH,
steerer.sel[0].eq(STEER_REFRESH),
self.refresher.ack.eq(1),
If(~self.refresher.req, fsm.next_state(fsm.READ))
)
# FIXME: workaround for zero-delay loop simulation problem with Icarus Verilog
comb.append(self.refresher.ack.eq(fsm._state == fsm.REFRESH))
return Fragment(comb, sync) + \
choose_cmd.get_fragment() + \