Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

build/xilinx/vivado: synth_mode -> self._synth_mode.

This commit is contained in:
Florent Kermarrec 2022-06-29 10:18:14 +02:00
parent 382ebbf661
commit 7af59fe1f7
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/build/xilinx/vivado.py
View File

@ -357,7 +357,7 @@ class XilinxVivadoToolchain(GenericToolchain):
return script_file return script_file
def run_script(self, script): def run_script(self, script):
if synth_mode == "yosys": if self._synth_mode == "yosys":
common._run_yosys(self.platform.device, self.platform.sources, common._run_yosys(self.platform.device, self.platform.sources,
self.platform.verilog_include_paths, self._build_name) self.platform.verilog_include_paths, self._build_name)
if sys.platform in ["win32", "cygwin"]: if sys.platform in ["win32", "cygwin"]: