Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Change EOS S3 clock names 

F4PGA uses new clock names which differ from names used in QORC SDK.

Signed-off-by: Artur Kowalski <artur.kowalski@3mdeb.com>
This commit is contained in:
Artur Kowalski 2023-10-10 18:15:16 +02:00
parent 5380df3994
commit 7b05f7d25e
No known key found for this signature in database
GPG Key ID: 3879C3040EB2EBD2
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
litex/soc/cores/cpu/eos_s3/core.py
View File

@ -110,10 +110,10 @@ class EOS_S3(CPU):
# Clocking. # Clocking.
# --------- # ---------
o_Sys_Clk0 = eos_s3_0_clk, o_Clk_C16 = eos_s3_0_clk,
o_Sys_Clk0_Rst = eos_s3_0_rst, o_Clk_C16_Rst = eos_s3_0_rst,
o_Sys_Clk1 = eos_s3_1_clk, o_Clk_C21 = eos_s3_1_clk,
o_Sys_Clk1_Rst = eos_s3_1_rst, o_Clk_C21_Rst = eos_s3_1_rst,
# Packet FIFO. # Packet FIFO.
# ------------ # ------------