Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/integration/sdram_init: use fixed burst_length for each memtype (even in 1:2, use BL8 for DDR3 since BL4 is not efficient)

This commit is contained in:
Florent Kermarrec 2018-07-16 18:40:36 +02:00
parent a4caa8964a
commit 7ecdcaca4b
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
litex/soc/integration/sdram_init.py
View File

@ -68,7 +68,7 @@ const unsigned int sdram_dfii_pix_rddata_addr[{n}] = {{
cl = sdram_phy_settings.cl cl = sdram_phy_settings.cl
if sdram_phy_settings.memtype == "SDR": if sdram_phy_settings.memtype == "SDR":
bl = sdram_phy_settings.nphases bl = 1
mr = log2_int(bl) + (cl << 4) mr = log2_int(bl) + (cl << 4)
reset_dll = 1 << 8 reset_dll = 1 << 8
@ -83,7 +83,7 @@ const unsigned int sdram_dfii_pix_rddata_addr[{n}] = {{
] ]
elif sdram_phy_settings.memtype == "DDR": elif sdram_phy_settings.memtype == "DDR":
bl = 2*sdram_phy_settings.nphases bl = 4
mr = log2_int(bl) + (cl << 4) mr = log2_int(bl) + (cl << 4)
emr = 0 emr = 0
reset_dll = 1 << 8 reset_dll = 1 << 8
@ -100,7 +100,7 @@ const unsigned int sdram_dfii_pix_rddata_addr[{n}] = {{
] ]
elif sdram_phy_settings.memtype == "LPDDR": elif sdram_phy_settings.memtype == "LPDDR":
bl = 2*sdram_phy_settings.nphases bl = 4
mr = log2_int(bl) + (cl << 4) mr = log2_int(bl) + (cl << 4)
emr = 0 emr = 0
reset_dll = 1 << 8 reset_dll = 1 << 8
@ -117,7 +117,7 @@ const unsigned int sdram_dfii_pix_rddata_addr[{n}] = {{
] ]
elif sdram_phy_settings.memtype == "DDR2": elif sdram_phy_settings.memtype == "DDR2":
bl = 2*sdram_phy_settings.nphases bl = 4
wr = 2 wr = 2
mr = log2_int(bl) + (cl << 4) + (wr << 9) mr = log2_int(bl) + (cl << 4) + (wr << 9)
emr = 0 emr = 0
@ -141,7 +141,7 @@ const unsigned int sdram_dfii_pix_rddata_addr[{n}] = {{
("Load Extended Mode Register / OCD Exit", emr, 1, cmds["MODE_REGISTER"], 0), ("Load Extended Mode Register / OCD Exit", emr, 1, cmds["MODE_REGISTER"], 0),
] ]
elif sdram_phy_settings.memtype == "DDR3": elif sdram_phy_settings.memtype == "DDR3":
bl = 2*sdram_phy_settings.nphases bl = 8
def format_mr0(bl, cl, wr, dll_reset): def format_mr0(bl, cl, wr, dll_reset):
bl_to_mr0 = { bl_to_mr0 = {