Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

boards/platforms/ulx3s: fix default clock

This commit is contained in:
Florent Kermarrec 2019-04-23 11:37:29 +02:00
parent 17b6164cd9
commit 818dfae1e8
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
litex/boards/platforms/ulx3s.py
View File

@ -68,8 +68,8 @@ _io = [
# Platform ----------------------------------------------------------------------------------------- # Platform -----------------------------------------------------------------------------------------
class Platform(LatticePlatform): class Platform(LatticePlatform):
default_clk_name = "clk100" default_clk_name = "clk25"
default_clk_period = 10 default_clk_period = 40
def __init__(self, device="LFE5U-45F", **kwargs): def __init__(self, device="LFE5U-45F", **kwargs):
LatticePlatform.__init__(self, device + "-6BG381C", _io, **kwargs) LatticePlatform.__init__(self, device + "-6BG381C", _io, **kwargs)