Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

spiflash: redundant slice

Browse source
This commit is contained in:
Robert Jordens 2014-05-23 17:37:08 -06:00 committed by Sebastien Bourdeauducq
parent d3b96a0a33
commit 81ed92d3b9
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
misoclib/spiflash/__init__.py
View file

@ -33,7 +33,7 @@ class SpiFlash(Module):
sr = Signal(max(cmd_width, addr_width, wbone_width)) sr = Signal(max(cmd_width, addr_width, wbone_width))
self.comb += [ self.comb += [
bus.dat_r.eq(sr[:wbone_width]), bus.dat_r.eq(sr),
dq.o.eq(sr[-spi_width:]), dq.o.eq(sr[-spi_width:]),
] ]