Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/interconnect/stream: fix specific cases for last/first signal in UpConverter

This commit is contained in:
Florent Kermarrec 2017-11-23 17:41:35 +01:00
parent 06edd9c45c
commit 831b489fd3
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
litex/soc/interconnect/stream.py
View File

@ -176,8 +176,13 @@ class _UpConverter(Module):
)
),
If(source.valid & source.ready,
If(sink.valid & sink.ready,
source.first.eq(sink.first),
source.last.eq(sink.last),
source.last.eq(sink.last)
).Else(
source.first.eq(0),
source.last.eq(0)
)
).Elif(sink.valid & sink.ready,
source.first.eq(sink.first | source.first),
source.last.eq(sink.last | source.last)