Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

soc/cores/clock/colognechip: set lock_req to 1 by default and connect locked to USR_PLL_LOCKED_STDY

This commit is contained in:
Gwenhael Goavec-Merou 2024-02-28 17:17:06 +01:00
parent 54d19265a7
commit 83c1adbc94
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
litex/soc/cores/clock/colognechip.py
View File

@ -23,7 +23,7 @@ class GateMatePLL(LiteXModule):
low_jitter: int low_jitter: int
Low Jitter Mode (0,1) (default: 1) Low Jitter Mode (0,1) (default: 1)
lock_req: int lock_req: int
Lock status required before PLL output enable (0,1) (default: 0) Lock status required before PLL output enable (0,1) (default: 1)
Attributes Attributes
---------- ----------
@ -34,7 +34,7 @@ class GateMatePLL(LiteXModule):
def __init__(self, def __init__(self,
perf_mode = "undefined", perf_mode = "undefined",
low_jitter = 1, low_jitter = 1,
lock_req = 0): lock_req = 1):
assert perf_mode.lower() in ["undefined", "lowpower", "economy", "speed"] assert perf_mode.lower() in ["undefined", "lowpower", "economy", "speed"]
assert low_jitter in [0, 1] assert low_jitter in [0, 1]
@ -143,8 +143,8 @@ class GateMatePLL(LiteXModule):
i_CLK_FEEDBACK = 0, i_CLK_FEEDBACK = 0,
i_USR_LOCKED_STDY_RST = self.reset, i_USR_LOCKED_STDY_RST = self.reset,
o_CLK_REF_OUT = Open(), o_CLK_REF_OUT = Open(),
o_USR_PLL_LOCKED_STDY = Open(), o_USR_PLL_LOCKED_STDY = self.locked,
o_USR_PLL_LOCKED = self.locked, o_USR_PLL_LOCKED = Open(),
**{f"o_CLK{p}" : c for (p, (c, _)) in self._clkouts.items()}, **{f"o_CLK{p}" : c for (p, (c, _)) in self._clkouts.items()},
**{f"p_CLK{p}_DOUB" : v for (p, v) in clk_doub.items()}, **{f"p_CLK{p}_DOUB" : v for (p, v) in clk_doub.items()},
) )