Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

cpu/vexriscv: update submodule

Browse source
This commit is contained in:
Florent Kermarrec 2019-06-07 18:36:46 +02:00
parent 755a2660ba
commit 850b311d04
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/cpu/vexriscv/verilog

@ -1 +1 @@
Subproject commit c6dfccaaa3c830b8c9c5037bbd4e1a8d43ca5bf0 Subproject commit 4b5a515d4bbb22df0eb44a6e53cc76b3da1ff470