Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

doc: fix typos

This commit is contained in:
Florent Kermarrec 2015-01-22 09:55:06 +01:00
parent 97eb712766
commit 8638e5dd15
3 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
README
View File

@ -106,7 +106,7 @@ devel [AT] lists.m-labs.hk.
python3 bist.py python3 bist.py
[> Simulations: [> Simulations:
Simulations are avalaible in ./lib/sata/test: Simulations are available in ./lib/sata/test:
- crc_tb - crc_tb
- scrambler_tb - scrambler_tb
- phy_datapath_tb - phy_datapath_tb
@ -118,7 +118,7 @@ devel [AT] lists.m-labs.hk.
make simulation_name make simulation_name
[> Tests : [> Tests :
A synthetisable BIST is provided and can be controlled with ./test/bist.py A synthetizable BIST is provided and can be controlled with ./test/bist.py
By using Miscope and the provided ./test/test_link.py example you are able to By using Miscope and the provided ./test/test_link.py example you are able to
visualize the internal logic of the design and even inject the captured data in visualize the internal logic of the design and even inject the captured data in
the HDD model! the HDD model!

2
doc/source/docs/simulation/index.rst
View File

@ -4,7 +4,7 @@
Simulation Simulation
======================== ========================
Simulations are avalaible in ./lib/sata/test: Simulations are available in ./lib/sata/test:
- crc_tb - crc_tb
- scrambler_tb - scrambler_tb
- phy_datapath_tb - phy_datapath_tb

2
doc/source/docs/test/index.rst
View File

@ -4,7 +4,7 @@
Test Test
======================== ========================
A synthetisable BIST is provided and can be controlled with ./test/bist.py. A synthetizable BIST is provided and can be controlled with ./test/bist.py.
By using Miscope and the provided ./test/test_link.py example you are able to By using Miscope and the provided ./test/test_link.py example you are able to
visualize the internal logic of the design and even inject the captured data in visualize the internal logic of the design and even inject the captured data in
the HDD model! the HDD model!