Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #66 from cr1901/arty_s7 

boards/arty_s7: Fix IOStandard on System Clock.
This commit is contained in:
Tim Ansell 2018-03-02 12:11:35 -08:00 committed by GitHub
parent 7bd718eb55 d40c57739c
commit 87d4af0bc0
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
litex/boards/platforms/arty_s7.py
View File

@ -27,7 +27,7 @@ _io = [
("user_btn", 2, Pins("J16"), IOStandard("LVCMOS33")), ("user_btn", 2, Pins("J16"), IOStandard("LVCMOS33")),
("user_btn", 3, Pins("H13"), IOStandard("LVCMOS33")), ("user_btn", 3, Pins("H13"), IOStandard("LVCMOS33")),
("clk100", 0, Pins("R2"), IOStandard("LVCMOS33")), ("clk100", 0, Pins("R2"), IOStandard("SSTL135")),
("cpu_reset", 0, Pins("C18"), IOStandard("LVCMOS33")), ("cpu_reset", 0, Pins("C18"), IOStandard("LVCMOS33")),