cores/icap/ICAPBitstream: add source ready signal.
This commit is contained in:
parent
626533ce9d
commit
8b5da9c623
|
@ -114,6 +114,7 @@ class ICAPBitstream(Module, AutoCSR):
|
||||||
self.comb += [
|
self.comb += [
|
||||||
If(fifo.source.valid,
|
If(fifo.source.valid,
|
||||||
_csib.eq(0),
|
_csib.eq(0),
|
||||||
|
fifo.source.ready.eq(1),
|
||||||
_i.eq(fifo.source.data)
|
_i.eq(fifo.source.data)
|
||||||
)
|
)
|
||||||
]
|
]
|
||||||
|
|
Loading…
Reference in New Issue