Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

cores/jtag: cleanup instances.

This commit is contained in:
Florent Kermarrec 2021-01-25 12:31:32 +01:00
parent 0b5df58a1b
commit 8cada67f32
1 changed files with 25 additions and 23 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

48
litex/soc/cores/jtag.py
View File

@ -22,20 +22,23 @@ class JTAGAtlantic(Module):
self.specials += Instance("alt_jtag_atlantic",
# Parameters
p_LOG2_RXFIFO_DEPTH="5", # FIXME: expose?
p_LOG2_TXFIFO_DEPTH="5", # FIXME: expose?
p_SLD_AUTO_INSTANCE_INDEX="YES",
p_LOG2_RXFIFO_DEPTH = "5", # FIXME: expose?
p_LOG2_TXFIFO_DEPTH = "5", # FIXME: expose?
p_SLD_AUTO_INSTANCE_INDEX = "YES",
# Clk/Rst
i_clk=ClockSignal("sys"),
i_rst_n=~ResetSignal("sys"),
i_clk = ClockSignal("sys"),
i_rst_n = ~ResetSignal("sys"),
# TX
i_r_dat=sink.data,
i_r_val=sink.valid,
o_r_ena=sink.ready,
i_r_dat = sink.data,
i_r_val = sink.valid,
o_r_ena = sink.ready,
# RX
o_t_dat=source.data,
i_t_dav=source.ready,
o_t_ena=source.valid,
o_t_dat = source.data,
i_t_dav = source.ready,
o_t_ena = source.valid,
)
# Xilinx JTAG --------------------------------------------------------------------------------------
@ -54,20 +57,19 @@ class XilinxJTAG(Module):
# # #
self.specials += \
Instance(primitive,
p_JTAG_CHAIN=chain,
self.specials += Instance(primitive,
p_JTAG_CHAIN = chain,
o_RESET=self.reset,
o_CAPTURE=self.capture,
o_SHIFT=self.shift,
o_UPDATE=self.update,
o_RESET = self.reset,
o_CAPTURE = self.capture,
o_SHIFT = self.shift,
o_UPDATE = self.update,
o_TCK=self.tck,
o_TMS=self.tms,
o_TDI=self.tdi,
i_TDO=self.tdo,
)
o_TCK = self.tck,
o_TMS = self.tms,
o_TDI = self.tdi,
i_TDO = self.tdo,
)
class S6JTAG(XilinxJTAG):
def __init__(self, *args, **kwargs):