Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

wishbone2csr: wait for WB deack

This commit is contained in:
Sebastien Bourdeauducq 2011-12-13 17:38:59 +01:00
parent 22d03b4943
commit 929cc98070
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
migen/bus/wishbone2csr.py
View File

@ -9,14 +9,14 @@ class Inst():
self.csr = csr.Master("from_wishbone")
self.timeline = timeline.Inst(self.wishbone.cyc_i & self.wishbone.stb_i,
[(1, [f.Assign(self.csr.we_o, self.wishbone.we_i)]),
(2, [f.Assign(self.wishbone.ack_o, 1)])])
(2, [f.Assign(self.wishbone.ack_o, 1)]),
(3, [f.Assign(self.wishbone.ack_o, 0)])])
def GetFragment(self):
sync = [
f.Assign(self.csr.we_o, 0),
f.Assign(self.csr.d_o, self.wishbone.dat_i),
f.Assign(self.csr.a_o, self.wishbone.adr_i[2:16]),
f.Assign(self.wishbone.ack_o, 0),
f.Assign(self.wishbone.dat_o, self.csr.d_i)
]
return f.Fragment(sync=sync) + self.timeline.GetFragment()