Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

tools/litex_sim: use similar analyzer configuration than wiki.

Browse source
This commit is contained in:
Florent Kermarrec 2020-04-27 15:08:48 +02:00
parent 443cc72d0a
commit 9460e048ec
1 changed files with 12 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

15
litex/tools/litex_sim.py
View file

@ -270,10 +270,19 @@ class SimSoC(SoCSDRAM):
# Analyzer --------------------------------------------------------------------------------- # Analyzer ---------------------------------------------------------------------------------
if with_analyzer: if with_analyzer:
analyzer_signals = [ analyzer_signals = [
self.cpu.ibus, self.cpu.ibus.stb,
self.cpu.dbus self.cpu.ibus.cyc,
self.cpu.ibus.adr,
self.cpu.ibus.we,
self.cpu.ibus.ack,
self.cpu.ibus.sel,
self.cpu.ibus.dat_w,
self.cpu.ibus.dat_r,
] ]
self.submodules.analyzer = LiteScopeAnalyzer(analyzer_signals, 512) self.submodules.analyzer = LiteScopeAnalyzer(analyzer_signals,
depth = 512,
clock_domain = "sys",
csr_csv = "analyzer.csv")
self.add_csr("analyzer") self.add_csr("analyzer")
# Build -------------------------------------------------------------------------------------------- # Build --------------------------------------------------------------------------------------------