Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

CHANGES: Update.

This commit is contained in:
Florent Kermarrec 2023-08-29 17:15:45 +02:00
parent 85dadb827a
commit 9528f89d45
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
CHANGES.md
View File

@ -16,6 +16,7 @@
- build/efinix : Fixed AsyncFIFO issues (Minimum of 2 buffer stages). - build/efinix : Fixed AsyncFIFO issues (Minimum of 2 buffer stages).
- software/gcc : Fixed Ubuntu 22.04 GCC compilation issues. - software/gcc : Fixed Ubuntu 22.04 GCC compilation issues.
- build/efinix : Fixed hardcoded version. - build/efinix : Fixed hardcoded version.
- litedram/gw2ddrphy : Fixed latencies and tested on Tang Primer 20K.
[> Added [> Added
-------- --------
@ -58,6 +59,7 @@
- liteiclink/serdes : Added tx/rx_clk sharing capabilities on Xilinx transceivers. - liteiclink/serdes : Added tx/rx_clk sharing capabilities on Xilinx transceivers.
- soc/cores/spi : Added new SPIMMAP core allowing SPI accesses through MMAP. - soc/cores/spi : Added new SPIMMAP core allowing SPI accesses through MMAP.
- soc/interconnect/stream : Added pipe_valid/pipe_ready parameters to BufferizeEndpoints. - soc/interconnect/stream : Added pipe_valid/pipe_ready parameters to BufferizeEndpoints.
- soc/cores/clock : Added initial GW5A support.
[> Changed [> Changed
---------- ----------