Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

cpu/vexriscv: update

Browse source
This commit is contained in:
Florent Kermarrec 2019-06-17 09:24:57 +02:00
parent e46d287b64
commit 95b1b454f4
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/cpu/vexriscv/verilog

@ -1 +1 @@
Subproject commit cfbd3e0871e1f85336c6a7adbc75f3702b365e1d
Subproject commit 03f7f9d46c9c862e1ef3ebbe19b5113b882e4358