Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

targets/udp: create udp loopback on port 8000 with dw=32 (to test data_width converters)

This commit is contained in:
Florent Kermarrec 2015-02-10 16:23:12 +01:00
parent 92904330f7
commit 974169218f
1 changed files with 11 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
targets/udp.py
View File

@ -114,13 +114,17 @@ class UDPSoC(GenSoC, AutoCSR):
self.submodules.phy = LiteEthPHYGMII(platform.request("eth_clocks"), platform.request("eth"))
self.submodules.core = LiteEthUDPIPCore(self.phy, 0x10e2d5000000, convert_ip("192.168.1.40"), clk_freq)
# Create loopback on UDP port 6000
loopback_port = self.core.udp.crossbar.get_port(6000)
self.submodules.loopback_buffer = PacketBuffer(eth_udp_user_description(8), 8192, 8)
self.comb += [
Record.connect(loopback_port.source, self.loopback_buffer.sink),
Record.connect(self.loopback_buffer.source, loopback_port.sink)
]
# Create loopback on UDP port 6000 (dw=8)
loopback_port = self.core.udp.crossbar.get_port(6000, dw=8)
loopback_buffer = PacketBuffer(eth_udp_user_description(8), 8192, 8)
self.submodules += loopback_buffer
self.comb += Port.connect(loopback_port, loopback_buffer)
# Create loopback on UDP port 8000 (dw=32)
loopback_port = self.core.udp.crossbar.get_port(8000, dw=32)
loopback_buffer = PacketBuffer(eth_udp_user_description(32), 2048, 8)
self.submodules += loopback_buffer
self.comb += Port.connect(loopback_port, loopback_buffer)
class UDPSoCDevel(UDPSoC, AutoCSR):
csr_map = {