Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

cpu/vexriscv: update submodule

Browse source
This commit is contained in:
Florent Kermarrec 2020-02-06 10:50:35 +01:00
parent ae085782ae
commit 9b11e9192d
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/cpu/vexriscv/verilog

@ -1 +1 @@
Subproject commit 854f9bd2282c97251ce65e4117c5cf1630722004
Subproject commit 8baad219885a47f65959a9cd4870691e84678db4