Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

test/test_cpu: Re-enable cv32e40p/marocchino.

This commit is contained in:
Florent Kermarrec 2022-06-29 11:15:48 +02:00
parent ec9d1c4fd0
commit 9c3663f3d2
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
test/test_cpu.py
View File

@ -36,13 +36,12 @@ class TestCPU(unittest.TestCase):
def test_cpu(self): def test_cpu(self):
tested_cpus = [ tested_cpus = [
#"cv32e40p", # (riscv / softcore) "cv32e40p", # (riscv / softcore)
"femtorv", # (riscv / softcore) "femtorv", # (riscv / softcore)
"firev", # (riscv / softcore) "firev", # (riscv / softcore)
"ibex", # (riscv / softcore) "ibex", # (riscv / softcore)
#"marocchino", # (or1k / softcore) "marocchino", # (or1k / softcore)
"naxriscv", # (riscv / softcore) "naxriscv", # (riscv / softcore)
#"rocket", # (riscv / softcore)
"serv", # (riscv / softcore) "serv", # (riscv / softcore)
"vexriscv", # (riscv / softcore) "vexriscv", # (riscv / softcore)
"vexriscv_smp", # (riscv / softcore) "vexriscv_smp", # (riscv / softcore)
@ -62,6 +61,7 @@ class TestCPU(unittest.TestCase):
"mor1kx", # (or1k / softcore) -> Verilator compilation issue. "mor1kx", # (or1k / softcore) -> Verilator compilation issue.
"neorv32", # (riscv / softcore) -> Requires VHDL->Verilog (GHDL + Yosys). "neorv32", # (riscv / softcore) -> Requires VHDL->Verilog (GHDL + Yosys).
"picorv32", # (riscv / softcore) -> Verilator compilation issue. "picorv32", # (riscv / softcore) -> Verilator compilation issue.
"rocket", # (riscv / softcore) -> Not enough RAM in CI.
"zynq7000", # (arm / hardcore) -> Hardcore. "zynq7000", # (arm / hardcore) -> Hardcore.
"zynqmp", # (aarch64 / hardcore) -> Hardcore. "zynqmp", # (aarch64 / hardcore) -> Hardcore.
] ]