Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

interconnect/axi: remove Record inheritance on AXIInterface/AXILiteInterface.

Browse source
This commit is contained in:
Florent Kermarrec 2020-02-28 16:33:18 +01:00
parent 1e0e96f9a0
commit 9e31bf357e
1 changed files with 2 additions and 2 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

4
litex/soc/interconnect/axi.py
View file

@ -55,7 +55,7 @@ def r_description(data_width, id_width):
("id", id_width) ("id", id_width)
] ]
class AXIInterface(Record): class AXIInterface:
def __init__(self, data_width=32, address_width=32, id_width=1, clock_domain="sys"): def __init__(self, data_width=32, address_width=32, id_width=1, clock_domain="sys"):
self.data_width = data_width self.data_width = data_width
self.address_width = address_width self.address_width = address_width
@ -88,7 +88,7 @@ def r_lite_description(data_width):
("data", data_width) ("data", data_width)
] ]
class AXILiteInterface(Record): class AXILiteInterface:
def __init__(self, data_width=32, address_width=32, clock_domain="sys"): def __init__(self, data_width=32, address_width=32, clock_domain="sys"):
self.data_width = data_width self.data_width = data_width
self.address_width = address_width self.address_width = address_width