Hardware
/
litex
mirror of https://github.com/enjoy-digital/litex.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

liteusb: pep8 (E231)

This commit is contained in:
Florent Kermarrec 2015-04-13 14:30:48 +02:00
parent ce0e818d66
commit 9e3d3e7930
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
misoclib/com/liteusb/phy/ft2232h.py
View File

@ -16,14 +16,14 @@ class FT2232HPHY(Module):
# Read Fifo (Ftdi --> SoC) # Read Fifo (Ftdi --> SoC)
read_fifo = RenameClockDomains(AsyncFIFO(phy_layout, fifo_depth), read_fifo = RenameClockDomains(AsyncFIFO(phy_layout, fifo_depth),
{"write":"ftdi", "read":"sys"}) {"write": "ftdi", "read": "sys"})
read_buffer = RenameClockDomains(SyncFIFO(phy_layout, 4), read_buffer = RenameClockDomains(SyncFIFO(phy_layout, 4),
{"sys":"ftdi"}) {"sys": "ftdi"})
self.comb += read_buffer.source.connect(read_fifo.sink) self.comb += read_buffer.source.connect(read_fifo.sink)
# Write Fifo (SoC --> Ftdi) # Write Fifo (SoC --> Ftdi)
write_fifo = RenameClockDomains(AsyncFIFO(phy_layout, fifo_depth), write_fifo = RenameClockDomains(AsyncFIFO(phy_layout, fifo_depth),
{"write":"sys", "read":"ftdi"}) {"write": "sys", "read": "ftdi"})
self.submodules += read_fifo, read_buffer, write_fifo self.submodules += read_fifo, read_buffer, write_fifo