Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

move memtest to sdram

Browse source
This commit is contained in:
Florent Kermarrec 2015-02-27 10:47:54 +01:00
parent b817cf49b3
commit 9f636f7985
2 changed files with 2 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

3
misoclib/gensoc/__init__.py
View file

@ -6,9 +6,10 @@ from migen.bank import csrgen
from migen.bus import wishbone, csr, lasmibus, dfi from migen.bus import wishbone, csr, lasmibus, dfi
from migen.bus import wishbone2lasmi, wishbone2csr from migen.bus import wishbone2lasmi, wishbone2csr
from misoclib import lm32, mor1kx, uart, identifier, timer, memtest from misoclib import lm32, mor1kx, uart, identifier, timer
from misoclib.sdram import lasmicon from misoclib.sdram import lasmicon
from misoclib.sdram import dfii from misoclib.sdram import dfii
from misoclib.sdram import memtest
from misoclib.sdram.minicon import Minicon from misoclib.sdram.minicon import Minicon
def mem_decoder(address, start=26, end=29): def mem_decoder(address, start=26, end=29):

0
misoclib/memtest/__init__.py → misoclib/sdram/memtest/__init__.py
View file