Hardware/litex
1
0
Fork 0
mirror of https://github.com/enjoy-digital/litex.git synced 2025-01-04 09:52:26 -05:00
Code Issues Projects Releases Packages Wiki Activity

cpu/naxriscv: Generate CPU_MMU config based on xlen.

Browse source
This commit is contained in:
Florent Kermarrec 2023-02-20 15:12:43 +01:00
parent 0f000a0a90
commit a3fbd9794c
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
litex/soc/cores/cpu/naxriscv/core.py
View file

@ -302,7 +302,7 @@ class NaxRiscv(CPU):
# Define ISA.
soc.add_config("CPU_ISA", NaxRiscv.get_arch())
soc.add_config("CPU_MMU", "sv39")
soc.add_config("CPU_MMU", {32 : "sv32", 64 : "sv39"}[NaxRiscv.xlen])
# Add PLIC Bus (AXILite Slave).
self.plicbus = plicbus = axi.AXILiteInterface(address_width=32, data_width=32)