add SERV submodule
This commit is contained in:
parent
49594ed7d4
commit
a4069fc863
|
@ -22,3 +22,6 @@
|
|||
[submodule "litex/soc/cores/cpu/rocket/verilog"]
|
||||
path = litex/soc/cores/cpu/rocket/verilog
|
||||
url = https://github.com/enjoy-digital/rocket-litex-verilog
|
||||
[submodule "litex/soc/cores/cpu/serv/verilog"]
|
||||
path = litex/soc/cores/cpu/serv/verilog
|
||||
url = https://github.com/olofk/serv
|
||||
|
|
Loading…
Reference in New Issue